

11017000 PRO
09/002017
03/06/01

ISSUE CLASSIFICATION	
Class	Subclass

PATENT NUMBER

U.S. UTILITY Patent Application

C.I.P.E. *MP*
 PATENT DATE
 M H
 SCANNED TR3 Q.A. *GH*

APPLICATION NO. 09/802017	CONT/PRIOR D	CLASS 712 711	SUBCLASS 105	ART UNIT 2188	EXAMINER PORTKA
------------------------------	-----------------	---------------------	-----------------	------------------	--------------------

APPLICANTS Ashley Saulsbury
Nyles Nettleton
Michael Parkin
David Emberson

VLIW computer processing architecture with on-chip DRAM usable as physical memory or cache memory

TIME

PTO-2040
12/89[illegible]

<input type="checkbox"/> TERMINAL DISCLAIMER	DRAWINGS Sheets Drwg. Figs. Drwg. Print Fig.		CLAIMS ALLOWED	
			Total Claims	Print Claim for O.G.
<input type="checkbox"/> The term of this patent subsequent to _____ (date) has been disclaimed.	_____ (Assistant Examiner) _____ (Date)		NOTICE OF ALLOWANCE MAILED	
<input type="checkbox"/> The term of this patent shall not extend beyond the expiration date of U.S. Patent. No. _____ _____ _____	_____ (Primary Examiner) _____ (Date)		ISSUE FEE	
			Amount Due	Date Paid
<input type="checkbox"/> The terminal _____ months of this patent have been disclaimed.	_____ (Legal Instruments Examiner) _____ (Date)		ISSUE BATCH NUMBER	

WARNING:

The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

Form PTO-436A
(Rev. 6/99)

FILED WITH: ☐ DISK (CRF) ☐ FICHE ☐ CD-ROM
(Attached in pocket on right inside flap)

BEST AVAILABLE COPY